P.07/17

SEP 0 3 2003

2F1-05-03

1

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Number:

09/885,792

Filing Date:

06/20/2001

Applicant:

Basanth Jagannathan

5 Application Title:

A NON-SELF-ALIGNED SiGe

HETEROJUNCTION BIPOLAR

TRANSISTOR

Examiner:

Lattin, Christopher W.

Art Unit:

2812

10

DECLARATION UNDER 37 CFR 1.131

Commissioner of Patents P.O. BOX 1450 Alexandria, VA 22313-1450

Sir:

15

Basanth Jagannathan, Shwu-Jen Jeng, Jeffrey B. Johnson, Robb A. Johnson, Louis D. Lanzerotti, Kenneth J. Stein, and Seshadri Subbanna, applicants in the above-identified patent application, declare as follows:

- 20 1) During a period of time prior to September 1, 2000, the 35 USC 102(e) date of US patent 6,410,975 to Racanelli, we worked as a team and conceived of and reduced to practice the invention disclosed and claimed in the above-referenced application.
- 2) Specific proof of our conception and reduction to practice is evidenced by the attached Exhibit A (Disclosure FIS8-2000-0337), which is a confidential invention disclosure form used within the assignee corporation, IBM. The exhibit was prepared in preparation of a patent application. The work associated with the attached exhibit was the basis for the patent application referenced above.
- 3) Exhibit A describes and illustrates the non-self aligned transistor and fabrication method of the present invention. Specifically, Figs. 1a-1j of Exhibit A illustrate the prior art (also illustrated in Figs. 1A-1J in the present specification). Figs. 2a-2i of Exhibit A

10


15

illustrate the method of the present invention, including steps of intrinsic base implant (Fig. 2g) and deposition of the nitride layer (Fig. 2d) that provides an implant mask over the emitter pedestal.

- 5 4) The discussion on page 6 of Exhibit A provides further evidence of conception and reduction to practice.
 - 5) Exhibit A was last modified on June 27, 2000 (see the top of page 1). This Exhibit demonstrates both conception and reduction to practice of the invention prior to the filing date of the Racanelli reference (September 1, 2000).
 - 6) We further declare that all statements made herein of our own knowledge are true and that all statements made on information and belief are believed to be true, and further, that these statements were made with the knowledge that willful, false statements so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful, false statements may jeopardize the validity of the above-referenced application and any patent issuing thereon.

20	Date Basanth Jagannathan			
20	Date	Shwu-Jen Jeng		
	Date 9/3/03	Jeffrey B. Johnson John S. John		
25	Date	Robb A. Johnson		
	Date 9/3/03	Louis D. Lanzson		
30	Date	Kenneth J. Stein		
30	Date	Seshadri Subbanna,		

09/885,792 (00750451AA)





Disclosure FI\$8-2000-0337

Created By: Shwu-Jen Jeng Created On: 09/07/99 02:14:47 PM Last Modified By: Hilda Heinlein Last Modified On: 06/27/2000 05:19:53 PM

*** IBM Confidential ***

Required fields are marked with the asterisk (*) and must be filled in to complete the form .

Summary

Status	Inder Evaluation
Processing Location	7.5
Functional Area	ZZISA-Issac
Attorney/Patent Professional	Joseph Abate/Fishkil/IBM
IDT Team	Michael Hergrove/Fishkill/IBM; William Devine/Fishkil/IBM; Jack Mendelman/Fishkil/IBM; Louis IswFishkil/IBM; Peter Smeys/Fishkill/IBM; DOMINIC SCHEPIS/Fishkil/IBM; Patricia A D'Neil/Fishkil/IBM
Submitted Date	08/27/2000 09:30:20 AM
Owning Division	MD
PVT Score	To calculate a PVT score, use the 'Calculate PVT' button.
Incentive Program	
Lab	
Technology Code	101N5

Inventors with Latus Notes IDs

Inventors: Shwu-Jan Jeng/Fishkill/IBM, Basanth Jagannathan/Fishkill/IBM, Kennoth Stein/Fishkill/IBM, Seshadri Subbanna/Fishkit/IBM, Robb Johnson/Burlington/IBM, Jaffrey Johnson/Burlington/IBM@IBMUS, Louis Lanzerottl/Burlington/IBM

Inventor Name > denotes primary contact	Inventor Serial	Div/Dept	Manager Serial	Manager Name	
Jeng Shwisden Jagadoadan Basanii Stein Kelhen J Subbania Sastadii Johnson Robb A Jahnson J.B. (Jelley) Lahrend Louis D.	292-85 945-895 1649-8 445-935 805-236 43-840 9631-64	ATUPES 29/UTA 29/UTA	403838 403838 403838 193247 581979 049408 605238	Harame, David L	

Inventors without Lotus Notes IDs

The third of the test of the second of the second of the second

IDT Selection

Tack Metadelman (Task Musik.) Cause Handelman (Task Musik.) Cause Handelman (Task Musik.) Cause Handelman (Task Musik.) Cause Handelman (Task Musik.)

FIS8-2000-0337 A Non-Self Aligned SiGe Heterojunction Bipolat Transistor (MBT) - continued

Response Dusto RED: 07/27/2000

Main Idea

THE of disclosure hat English

A Non-Self Aligned SiGe Heterojunction Bipolar Transistor (HBT)

idea of disclosing

1. Describe your invention, stating the problem solved (if appropriate), and indicating the advantages of using the invention.

Using a non-self aligned scheme to replace the emitter pedestal and self-aligned extrinsic base structure, the total process time and thermal cycle for the non-self aligned scheme will be reduced compared to the self-aligned structure. In the simplified process of forming the non-self aligned emitter, due to the reduced transient enhanced diffusion of the dopants much sharper and narrower doping profiles can be obtained. As a result, the transistor structure can be tailored for high-speed performance. The reduced process time also lowers the cost of fabricating the device

A related advantage in this low thermal cycle processing is that it allows for making use of thin LTE layers to form base and collector regions. This leads to possibilities of even higher speed devices. The ability to integrate thin LTE layers in this structure also implies that the overall device topography can be lowered making MEOL processing much easier.

2. How does the invention solve the problem or achieve an advantage, (a description of "the invention", including figures inline as appropriate)?

After LTE in-situ boron doped base been put down, a conventional dielectric emitter pedestal and a self-aligned extrinsic base spacer structure as shown in Figure 1; will require additional pedestal RIE, spacer deposition and etch, oxide strip, high pressure oxidation, and emitter opening RIE process steps before reaching emitter poly deposition. (The film thickness scaled down by approximately 20% from generation 5HP to generation 7HP.)

Insert text description of ETX process (5 and 6HP) for Figures 1a-1j.

- Sub-Collector
- Shallow Trench Isolation
- Reach-Through



Figure 1a

FISS-2000-0337 A Non-Self Aligned Sign Heterojunction Bipolar Transistor (HBT) - confinueur




Figure 1b.




Figure 1c.




Figure 1d.

- Oxide Sidewall Formation
- Self-Aligned Extrinsic
 Base Implant
 - Boron

FISS-2000-0337 A Non-Self Aligned SiGs Heterojunction Bipolar Transistor (HBT) - continued




Figure 1e.




Figure 1f.






Figure 1g.

- Remove Nitride
- Remove Polysilicon
- Remove Nitride

FISS-2000-0337 A Non-Self Aligned SiGe Heterojunction Bipotar Transistor (HBT) - continued




Figure 1h.

- Pedestal Implant for High f, Device
 - Phosphorous
- Self-aligned to Extrinsic Base Implant

Rapid Thermal Oxidation

Deposition and Implant

Emitter Polysilicon

- Arsenic

Protect Nitride

Emitter RTA





Figure 1i.



Emitter Photo and Etch






Figure 1j.


As seen from the prior art the self-aligned process is complicated and time consuming. Using a non-self aligned structure, the complicated emitter pedestal is no longer needed. Instead, the emitter stack now consists of 100A HiPOx, 500A RTCVD nitride, and 700A LPVCD or PECVD TEOS as shown in Figure 2a. (The 500A RTCVD nitride

can be replaced by an 600A PECVD nitride to further reduce thermal cycle. This 600A PECVD nitride will

FISB-2000-0857 A Non-Self Aligned SiGe Heterojunction Bipolar Transistor (HBT) - continued

be reduced to 500A after NP oxide strip to maintain some amount of parasitic capacitance.)

Using a reverse polarity resist, the resist is developed at the emitter, and the emitter opening is defined by etching through 700A TEOS as shown in Figure 2b. The resist is then stripped and the TEOS is then used as a hardmak to etch the 500A nitride and stop at the 100A HiPOx as shown in Figure 2c. Subsequently, the HIPOx is stripped (along with the hardmask), and an in-situ phosphorus doped emitter or an arsenic implanted emitter is formed as in Figure 2d. After the emitter poly is capped by nitride, the emitter is patterned and etched (Figure 2e). This is followed by patterning of the base region as in Figure 2f. Finally, the nitride-capped emitter poly is used as a mask for extrinsic base implant as shown in Figure 2g. In this case we use the PFET S/O implants for the extrinsic base doping rather than using a dedicated implant. This saves time and money. The advantage of non-self aligned structure is that no complicated emitter pedestal, spacer deposition and etch. Hipox conversion process is required. However, the structure becomes more sensitive to alignment (relative so the self-aligned process) as shown in Figure 2h and Figure 2i. Extrinsic base resistance must be controlled by tightening the emitter poly to emitter opening photo tolerance.(LTE and emitter poly thickness will be scaled down from generation to generation.)



700Å TEOS Hardmask 500Å RTCVD Nitride 100Å Base Oxide ~2500Å SiGe

Figure 2a.




Figure 2b.

- EN Photo
 - Positive Photoresist
 - ARC
 - Standard EN Mask
- Etch Oxide (TEL)

FISB-2000-0357 A Non-Self Aligned Side Heterojunction Bipolar Transistor (HBT) - continueu-




Figure 2c.

- Strip Resist
- Nitride Etch
 - Spacer chemistry
- Pedestal Implant

Emitter Polysilicon

As+ implant

Nitride Protect



Figure 2d.

• NP Photo

• RTO

- Etch Nitride
- Etch Polysilicon
- Etch Nitride






Figure 2e,

FIS8-2000-0397 A Non-Self Aligned SiGe Hererojunction Bipolar Transistor (HBT) - continued



 Base Etch Stopping on STI


Figure 2f.



• BN Photo

Extrinsic Base Implant
 FET S/D (BN)


Figure 2g.



 Perfectly aligned emitter polysilicon (NP) to emitter opening (EN) photo

Figure 2h.

FISS-2000-0387 A Non-Self Aligned Side Haterojunction Bipotar Transistor (HBT) - continued



 Mis-aligned NP to EN photo

Figure 2i.

- 3. If the same advantage or problem has been identified by others (inside/outside IBM), how have those others solved it and does your solution differ and why is it hetter?
- 4. If the invertion is implemented in a product or prototype, include technical details, purpose, disclosure details to others and the date of that implementation.

*Critical Questions (Questions 1 - 7 must be answered)

Possible internal content of publication of decidents and the date published below. I yes, Enter the name of each publication of patents and the date published below. I yes, Enter the name of each publication of patents and the date published below. I yes, Enter the name of each publication of patents and the date published below. I yes, Enter the name of each publication of patents and the date published below. I yes, Enter the name of each publication of patent and the date published below. I yes, Enter the name of each publication of patent and the date published below. Outside a supplied matter of the publication of patent and the date published below. Outside a supplied matter of the product of the produ	Traverum senet adirection description of the contraverum of the contra
Silicite any planned or addial publication or patent and the date published below. Types Enter the name of each publication or patents that relate to this intention? Types Enter the name of each publication or patents that relate to this intention? Types Enter the name of each publication or patent and the date published below. If yes, Enter the name of each publication or patent and the date published below. Published or issued: Outsties & Has the subject metter of the invention of a product decreption and the invention been add used. Published or issued: Outsties & Has the subject metter of the invention of a product decreption and the invention been add used. Published or issued: Outsties & Has the subject metter of the invention of a product decreption and the invention of a product it is a product it is a product it is a product it is an included in a product it is a product it is a product it is a product it is an included in a planned date of a product it is an included in a planned date of a product it is a product it is an included in a planned date of a product it is a product it is an included in a planned date of a product it is a product in a product it is a product in a	workable means Let When you know that you rais idinwill solve the problems
Silicite any planned or addial publication or patent and the date published below. Types Enter the name of each publication or patents that relate to this intention? Types Enter the name of each publication or patents that relate to this intention? Types Enter the name of each publication or patent and the date published below. If yes, Enter the name of each publication or patent and the date published below. Published or issued: Outsties & Has the subject metter of the invention of a product decreption and the invention been add used. Published or issued: Outsties & Has the subject metter of the invention of a product decreption and the invention been add used. Published or issued: Outsties & Has the subject metter of the invention of a product decreption and the invention of a product it is a product it is a product it is a product it is an included in a product it is a product it is a product it is a product it is an included in a planned date of a product it is an included in a planned date of a product it is a product it is an included in a planned date of a product it is a product it is an included in a planned date of a product it is a product in a product it is a product in a	Difestion 2
Fires, Enter the name of each publication or patent and the date published below. Pare Published at Rested: Are your aware of any publications, products or patents that leate published below. If you Enter the name of each publication or patent and the date published below. Publication Related: Date Published or Issued: Outsetion a manufacturing, appropried for all a product incomprishing line investibles been sale; used who in an antifecturing appropriate in a product in a pr	Single any planned or acitiel publication or disclosure of your invention to envene outside
Para Rabilished of listles: Are you aware of any publications: products or patents that relate to this invention? I yea, Enter the name of each publication or patent and the date published below: Publication Rabins Date Published or Issued: Outcotion 8 Has the subject matter of the invention of a product incorporating line; inventions been add; used the no included into product in a pro	ives. Enter the name of each publication oppositent and the date published below.
Are you aware of any publications, products or patents that least to this invention? If year wifer the name of each publication or patent and the date published below. Publication Patent. Date Published or Issued: Outsettee 8 Hear the subject matter of the invention of a product interpretating the invention been said; used who interpretation in a product interpretation of a product inte	Castle transfer 17 19 19 19 19 19 19 19 19 19 19 19 19 19
Date Published or Issued: Outerfied 8 Has the supplementation of a product of compressing the invention peep sold user who manufacturing the product of compressing the invention peep sold user who manufacturing appropriate tension remains of proposal patterns. See all, use to manufacturing product a tension remains of proposal patterns of the product at tension and indicate the date of planted date of self, annother or proposal has been of which independs on the product at tension and indicate the date of planted date of self, annother or proposal has been of which the sale, annother or proposal has been of which independent.	Are you awaite of any publications, products or paterns that relate to this invention?
Over the supermenter of the invention of a product decorption of the invention been add; used the manufactures decorpted for all an included in a product of the common decorption decorption of the common decorption decorp	Nolleanon/Pajent:
Has the subject matter of the invention of a product it compressing the invention been sald; used the no included the product of the product of the compression of the product of the prod	Date Rublished or Issued:
sesale, use do manufadining productive anount sine of proposal plainneds. O yes [Ves. Identify the productive and indicate the date of planned sate of sale, announced mene, or proposal has been or whom the sale, announced mene, or proposal has been or whom the sale, announced mene, or proposal has been or whom the sale, announced mene or proposal has been or whom the sale, announced mene or proposal has been or while the made.	demaily in manufacturing appointed for all products descriptions of the invention been sold; used who
proposal and to whom the sale, announcement or proposal has been by Willibe made.	sassila, use to mamifediting produkteniouncement, or proposal planneds
	Yes, identify the product recommisad indicate the date of planned date of sale, announcement, or product to whom the sale announcement or product to whom the sale announcement or product the bear of which it is the control of the c
Product: Version/Release:	Products

Page 9

Printed 08/27/2000 at 05:38:52 PM